

What is claimed is:

1. A data conversion/output apparatus comprising:
2 a large number of sensors;
3 voltage-time conversion circuits which are
4 arranged adjacent to said respective sensors and change
5 output levels upon the lapse of times corresponding to
6 output voltage values from said sensors after a
7 conversion operation start point in order to convert
8 voltage outputs of said sensors into times; and
9 sensed data generation circuits for outputting,
10 as digital data, lapse times until the output levels of
11 said voltage-time conversion circuits change after a
12 substantial conversion start point.

2. An apparatus according to claim 1, further
2 comprising control means for sequentially supplying
3 outputs from said voltage-time conversion circuits to
4 said sensed data generation circuits.

3. An apparatus according to claim 1, wherein
2 said sensors are arranged in a matrix together
3 with said corresponding voltage-time conversion circuits
4 to constitute respective pixels, and
5 said data conversion/output apparatus further
6 comprises group selection means for selecting, from the
7 pixels in a column direction, pixels which are aligned

8 in a row direction and connected to one of said sensed
9 data generation circuits.

4. An apparatus according to claim 3, wherein
2 said sensed data generation circuit includes a counter
3 for counting a clock signal, and a latch circuit for
4 latching a count value after the conversion operation
5 start point of said counter upon reception of an output
6 from said voltage-time conversion circuit of each
7 group-selected pixel.

5. An apparatus according to claim 3, wherein
2 said sensed data generation circuit includes a counter
3 for counting a clock signal, and a gate circuit for
4 controlling count of the clock signal from said counter
5 until an output from said voltage-time conversion
6 circuit of each group-selected pixel is obtained after
7 the conversion operation start point.

6. An apparatus according to claim 3, wherein
2 said sensed data generation circuit includes a counter
3 for counting a clock signal, a first latch circuit for
4 latching a count value of said counter upon reception of
5 an output from said voltage-time conversion circuit of
6 each pixel in a selected group, and a second latch
7 circuit for latching an output from said latch circuit.

1055438.012300
7. An apparatus according to claim 6, wherein an
2 output from said second latch circuit is output as
3 sensed data upon reception of a signal designating an
4 individual pixel of the selected group.

8. An apparatus according to claim 3, wherein
2 said sensed data generation circuit includes a
3 counter for counting a clock signal, and a latch circuit
4 for latching a count value of said counter upon
5 reception of an output from said voltage-time conversion
6 circuit of each group-selected pixel, and
7 said latch circuit is arranged in each pixel.

9. An apparatus according to claim 3, wherein
2 said sensed data generation circuit includes a
3 counter for counting a clock signal, and a latch circuit
4 for latching a count value of said counter after the
5 conversion operation start point upon reception of an
6 output from said voltage-time conversion circuit of each
7 pixel, and
8 said sensed data generation circuit is
9 arranged in each pixel.

10. An apparatus according to claim 3, wherein
2 said sensed data generation circuit includes a
3 counter for counting a clock signal, and a gate circuit
4 for controlling count of the clock signal from said

5 counter until an output from said voltage-time
6 conversion circuit is obtained after the conversion
7 operation start point, and
8 said sensed data generation circuit is
9 arranged in each pixel.

11. An apparatus according to claim 3, wherein
2 said sensed data generation circuit includes a
3 counter for counting a clock signal, and a latch circuit
4 for latching a count value of said counter after a point
5 offset from the conversion operation start point upon
6 reception of an output from said voltage-time conversion
7 circuit of each group-selected pixel.

12. An apparatus according to claim 3, wherein
2 said sensed data generation circuit includes a counter
3 for counting a clock signal, and a gate circuit for
4 controlling count of the clock signal from said counter
5 until an output from said voltage-time conversion
6 circuit of each group-selected pixel is obtained after a
7 time point offset from the conversion operation start
8 point.

13. An apparatus according to claim 3, wherein
2 said sensed data generation circuit includes a
3 counter for counting a clock signal, and a latch circuit
4 for latching a count value of said counter after a time

5 point offset from the conversion operation start point
6 upon reception of an output from said voltage-time
7 conversion circuit, and
8 said latch circuit is arranged in each pixel.

14. An apparatus according to claim 3, wherein
2 said sensed data generation circuit includes a
3 counter for counting a clock signal, and a gate circuit
4 for controlling count of the clock signal until an
5 output from said voltage-time conversion circuit is
6 obtained after a time point offset from the conversion
7 operation start point, and
8 said sensed data generation circuit is
9 arranged in each pixel.

15. An apparatus according to claim 3, wherein
2 said sensed data generation circuit includes a counter
3 for counting a clock signal for generating digital data
4 corresponding to the output level of said voltage-time
5 conversion circuit, and a count control circuit for
6 controlling a count operation speed of said counter.

16. An apparatus according to claim 3, wherein
2 said sensed data generation circuit includes means for
3 changing a clock frequency of a clock signal.

17. A data conversion/output apparatus comprising:

2 a column decoder for selecting at once a
3 plurality of pixels aligned on an arbitrary column from
4 pixels arrayed in a matrix;
5 a plurality of data buses each commonly
6 connected to a plurality of pixels aligned on each row
7 out of the pixels;
8 a counter for sequentially outputting count
9 values in accordance with internal count operation;
10 a plurality of latch circuits which are
11 arranged on respective rows and latch the count values
12 from said counter in accordance with level changes of
13 said data buses corresponding to the respective rows;
14 a row decoder for selecting a row having a
15 desired pixel out of the pixels selected by said column
16 decoder; and
17 a plurality of row switches which are arranged
18 on the respective rows and output as sensed data of
19 desired pixels the count values latched by said latch
20 circuits corresponding to the respective rows,
21 wherein each of the pixels has
22 a sensor for outputting a detection result as
23 an output voltage value,
24 a voltage-time conversion circuit for changing
25 an output level upon the lapse of time corresponding to
26 an output voltage value from said sensor after a
27 predetermined conversion operation start point, and
28 a column switch for outputting in accordance

29 with selection of a pixel by said row decoder an output
30 from said voltage-time conversion circuit to a data bus
31 connected to the pixel.

18. An apparatus according to claim 17, further
2 comprising a plurality of output-side latch circuits
3 which are interposed between said latch circuits and
4 said row switches for the respective rows, latch outputs
5 from said latch circuits in accordance with a
6 predetermined data reception signal, and output the
7 outputs to said switches.

19. A data conversion/output apparatus comprising:
2 a column decoder for selecting at once a
3 plurality of pixels aligned on an arbitrary column from
4 pixels arrayed in a matrix;

5 a plurality of data buses each commonly
6 connected to a plurality of pixels aligned on each row
7 out of the pixels;

8 a clock generation circuit for outputting a
9 clock signal having a predetermined frequency;

10 a plurality of row counters which are arranged
11 on respective rows, count clock signals from said clock
12 generation circuit, and output count values to row
13 switches;

14 gate circuits which are arranged on the
15 respective rows and control output of the clock signals

16 from said clock generation circuit to said row counters
17 on the basis of output levels of said data buses;
18 a row decoder for selecting a row having a
19 desired pixel out of the pixels selected by said column
20 decoder; and
21 a plurality of row switches which are arranged
22 on the respective rows and output as sensed data of
23 desired pixels the count values from said row counters
24 corresponding to the respective rows,
25 wherein each of the pixels has
26 a sensor for outputting a detection result as
27 an output voltage value,
28 a voltage-time conversion circuit for changing
29 an output level upon the lapse of time corresponding to
30 an output voltage value from said sensor after a
31 predetermined conversion operation start point, and
32 a column switch for outputting in accordance
33 with selection of a pixel by said row decoder an output
34 from said voltage-time conversion circuit to a data bus
35 connected to the pixel.

20. An apparatus according to claim 19, further
2 comprising a plurality of output-side latch circuits
3 which are interposed between said row counters and said
4 row switches for the respective rows, latch outputs from
5 said row counters in accordance with a predetermined
6 data reception signal, and output the outputs to said

7 switches.

10059428 012800